18/11/2024 EXTC SEM-V C SCHEME DVLSI QP CODE: 10065382

(2) Attempt any three questions out of the remaining five.

(4) Assume suitable data, if required and state it clearly.

Time: 3 Hours

1

N.B.: (1) Question No 1 is Compulsory.

Attempt any FOUR

(3) All questions carry equal marks.

[Time Marks: 80]

a Draw Layout of CMOS inverter using LAMBDA based rule. **b** Explain charge sharing problem in dynamic logic and explain how to overcome it. c For enhancement type NMOS transistor threshold voltage V_T =0.7V, μ nCox =40 μ A/V2, W = 10 μ m, L = 5 μ m. Calculate I_D if for VGS = 2, V_{DS}= 2V d Draw 4 *4 bit OR based array to store the following data in respective memory locations. Memory address Data 1000 1001 0100 1101 0010 1010 0001 1101 Implement 4:1 mux using pass transistor logic. Consider a CMOS inverter with following parameters: [10] nMOS VTN = 0.6 V $Kn = 200 \, \mu A/V^2$ $K_R = 2.5$ pMOS VTp = -0.7 V $\mu pCox = 80 \mu A/V^2$ Calculate noise margin. The power supply voltage is VDD = 3.0 V. Explain CMOS fabrication process using P-well process with neat diagrams. [10]Realize the following [10] 1. Clocked SR flipflop. 2. Carry of 4-bit CLA adder. Explain 3-T DRAM with its read and write operation, using neat and clean [10] diagrams. Realize $\overline{(AB + CD)}$ gate using the following logic style. [10]1. CMOS logic 2. Dynamic logic 3. Pseudo nMOS Logic 4. Domino Logic [10]Design a "Serial FIR Filter" using the RTL design process. Draw HLSM, FSM and data path. Page 1 of 2

- 5 a Realize 4-bit adder using ripple carry adder and carry look ahead adder, compare [10] both realizations based on area and speed.
 - **b** Compare the effect of Full scaling and Constant voltage scaling on Current, [10] Power, power density. State which is more power efficient.
- 6 a Realize 2 input NOR gate using CMOS logic

[10]

- a) Draw layout of realized circuit.
- b) Find equivalent CMOS inverter for simultaneously switching of all input.

Assume $(\frac{W}{L})p = 15$, $(\frac{W}{L})n = 10$

b Write a short note on the following. (Attempt any TWO)

[10]

- 1. Clock distribution scheme
- 2. short channel effect (anyone)
- 3. Flash Memory
