

18/11/2024 EXTC SEM-V C SCHEME DVLSI QP CODE: 10065382

Time: 3 Hours**[Time Marks: 80]**

- N.B.:** (1) Question No 1 is Compulsory.
 (2) Attempt any three questions out of the remaining five.
 (3) All questions carry equal marks.
 (4) Assume suitable data, if required and state it clearly.

1 Attempt any FOUR [20]

- a Draw Layout of CMOS inverter using LAMBDA based rule.
 b Explain charge sharing problem in dynamic logic and explain how to overcome it.
 c For enhancement type NMOS transistor threshold voltage $V_T=0.7V$, $\mu_n C_{ox} = 40 \mu A/V^2$, $W = 10\mu m$, $L = 5 \mu m$. Calculate I_D if for $V_{GS} = 2$, $V_{DS} = 2V$
 d Draw 4 *4 bit OR based array to store the following data in respective memory locations.

Memory address	Data
1000	1001
0100	1101
0010	1010
0001	1101

- e Implement 4:1 mux using pass transistor logic.

2 a Consider a CMOS inverter with following parameters: [10]

nMOS $V_{TN} = 0.6 V$ $K_n = 200 \mu A/V^2$ $K_R = 2.5$

pMOS $V_{TP} = -0.7 V$ $\mu_p C_{ox} = 80 \mu A/V^2$

Calculate noise margin. The power supply voltage is $V_{DD} = 3.0 V$.

- b Explain CMOS fabrication process using P-well process with neat diagrams. [10]

3 a Realize the following [10]

- Clocked SR flipflop.
- Carry of 4-bit CLA adder.

- b Explain 3-T DRAM with its read and write operation, using neat and clean diagrams. [10]

4 a Realize $\overline{(AB + CD)}$ gate using the following logic style. [10]

- CMOS logic
- Dynamic logic
- Pseudo nMOS Logic
- Domino Logic

- b Design a "Serial FIR Filter" using the RTL design process. Draw HLSM, FSM and data path. [10]

65382**Page 1 of 2**

- 5 a Realize 4-bit adder using ripple carry adder and carry look ahead adder, compare both realizations based on area and speed. [10]
- b Compare the effect of Full scaling and Constant voltage scaling on Current, Power, power density. State which is more power efficient. [10]
- 6 a Realize 2 – input NOR gate using CMOS logic [10]
- a) Draw layout of realized circuit.
- b) Find equivalent CMOS inverter for simultaneously switching of all input.
Assume $(\frac{W}{L})_p = 15$, $(\frac{W}{L})_n = 10$
- b Write a short note on the following. (Attempt any TWO) [10]
1. Clock distribution scheme
 2. short channel effect (anyone)
 3. Flash Memory
