	Time: 3 hours Max. Marks: 8	30
	N.B.(1) Question No. 1 is compulsory.	4
	(2) Attempt any three questions from remaining five questions.	20,
	(3) All questions carry equal marks.)
	(4) Assume suitable data, if required and state it clearly.	
		1
	Q1. Attempt any four.	20
	a. Compare constant voltage scaling and constant field scaling,	r
	b. Realize Boolean function $F = \overline{XY + Z}$ by static CMOS and dynamic CMOS logic style.	Å
	c. List advantages of SRAM & DRAM.	120
	d. Draw and explain barrel shifter in brief.	Ÿ
	e. Explain briefly about transfer characteristics of CMOS inverter.	
		4
	Q2. a) Explain design strategy of 6T SRAM cell.	20
	b) Design 4:1 Multiplexer using pass transistor logic and CMOS transmission logic.	
R	ST ST REST ST SET SET SET	
	Q3. a) Explain CMOS inverter characteristics mentioning all regions of operations?	20
42	b) Explain Pseudo NMOS logic with suitable example.	
50, 70		
	Q4 a) Draw stick diagram and layout for CMOS based 2 i/p NOR gate.	20
18 m		20
	b) Explain the working of resistive load NMOS Inverter. Derive expression for critical	
	voltages.	
457		
	Q5.a) Write short note on short channel effects.	20
	b) Explain carry skip, carry select and carry save high speed adders.	
N PON	A SET RESTORATION OF THE SET OF T	
	Q6. a) Explain working of CLA and how the speed of the adder can be enhanced?	20
A C	b) Draw and explain clocked SR Latch using static CMOS design style.	
B), TD,		
(S)	ST ST ST ST	
£ 1	55483 Page 1 of 1	
Sy D		
450	X126YD7B9D9X126YD7B9D9X126YD7B9D9	
2)	ALEGIE I DI DI ALEGIO I DI DI DI DI ALEGIO I DI DI DI DI ALEGIO I DI DI DI ALEGIO I DI D	