

Time: 3 hours

Max. Marks: 80

N.B.(1) Question No. 1 is compulsory.

(2) Attempt any three questions from remaining five questions.

(3) All questions carry equal marks.

(4) Assume suitable data, if required and state it clearly.

Q1. Attempt any four.

20

- Compare constant voltage scaling and constant field scaling.
- Realize Boolean function $F = \overline{XY + Z}$ by static CMOS and dynamic CMOS logic style.
- List advantages of SRAM & DRAM.
- Draw and explain barrel shifter in brief.
- Explain briefly about transfer characteristics of CMOS inverter.

Q2. a) Explain design strategy of 6T SRAM cell.

20

- Design 4:1 Multiplexer using pass transistor logic and CMOS transmission logic.

Q3. a) Explain CMOS inverter characteristics mentioning all regions of operations?

20

- Explain Pseudo NMOS logic with suitable example.

Q4 a) Draw stick diagram and layout for CMOS based 2 i/p NOR gate.

20

- Explain the working of resistive load NMOS Inverter. Derive expression for critical voltages.

Q5.a) Write short note on short channel effects.

20

- Explain carry skip, carry select and carry save high speed adders.

Q6. a) Explain working of CLA and how the speed of the adder can be enhanced?

20

- Draw and explain clocked SR Latch using static CMOS design style.