

Duration: 3hrs

[Max Marks:80]

- N.B. :** (1) Question No 1 is Compulsory.
 (2) Attempt any three questions out of the remaining five.
 (3) All questions carry equal marks.
 (4) Assume suitable data, if required and state it clearly.

- 1** Attempt any **FOUR**
- Convert (324)₁₀ into octal, hexadecimal and BCD number systems. [5]
 - Design and explain 4-bit Adder/Subtractor using full adder blocks and suitable gates. [5]
 - What is a Latch? How is it different from a FlipFlop? [5]
 - Distinguish between CMOS and TTL Logic Families. [5]
 - Write a code in Verilog HDL to implement D Flipflop. [5]
- 2**
- Two functions are defined as $F1(A, B, C) = \sum m(1,2,3,7)$ and $F2 = \pi M(2,3,6,7)$ Implement using Decoder IC 74138 and suitable gates. [10]
 - With a neat block diagram, explain the working of 7483 IC. Design an 8-bit binary adder using the same ICs. [10]
- 3**
- With a neat diagram and truth table, explain the working of J-K Flipflop. Explain Race-Around condition and how is it eliminated from J-K flipflop? [10]
 - Explain the working of Bi-Directional Shift Register with a neat diagram and truth table. [10]
- 4**
- Explain the working of IC7490 as a Decade Counter. Design it as a Mod-6 counter. [10]
 - Design a Non-Overlapping Mealy Sequence Detector for sequence 1101 [10]
- 5**
- I) Distinguish between PAL and PLA devices. [5]
 II) Implement the following functions using PAL [5]
 $X = A.B + A.C'$
 $Y = AB' + BC'$
 - I) Write a short note on CPLD Devices. [5]
 II) Distinguish between FPGA and CPLD devices. [5]
- 6**
- Write a code in Verilog HDL to implement 4:16 Decoder. Include appropriate comments. [10]
 - Implement AND, OR and EXOR Gates using only NAND gates. [10]
