Paper / Subject Code: 40623 / Digital Electronics

Total Marks: 80

1T00834 - S.E.(Electiral Engineering)(SEM-IV)(Choice Based) (R- 20-21) (C Scheme) / 40623 - Digital Electronics

QP CODE: 10029670 DATE: 15/05/2023

3hrs

N.B: 1. Question no. 1 is compulsory. 2. Attempt any three questions out of remaining five questions 3. Assume suitable data wherever applicable	
Q1. Attempt any 4	[20]
 A. Why and which code is used for labeling the cells of K-Map B. Realize 1-bit comparator using logic gates C. Compare PAL and PLA D. Convert (352.7)₁₀ into binary, octal and hexadecimal. E. What is race around condition in JK flipflop and how to overcome it. 	
Q2. A. Prove that NAND and NOR are universal gates	[10]
Q2. B. Perform the following operation using 2's complement i) $(35)_{10}$ - $(45)_{10}$ ii) $(45)_{10}$ - $(35)_{10}$	[10]
Q3. A. Implement the 3 bit binary to gray code converter Q3. B. Using Boolean Algebra prove the following i) $AB + BC + \bar{A}C = AB + \bar{A}C$ ii) $[(C + \bar{C}D) (C + \bar{C}\bar{D})]$ $[(AB + \bar{A}B) (\bar{A}B + AB)] = C$	[10] [10]
Q4. A.Design a asynchronous decade counter. Q4. B. Convert the following i) SR flipflop to T flipflop ii) T flipflop to D flipflop	[10] [10]
Q5. A Explain the 3 bit R-2R D/A converter Q5. B. Explain the classification of memory.	[10] [10]
Q6. Write in brief any two a. Compare the TTL and CMOS logic families b. Full adder using PLA c. Implement 16:1 MUX using 4:1 MUX	[20]
