10/6/25.

## EC comp.) | sem II | DL & CA | RZOR C Scheme |

Time:(3 hours)

Total Marks: 80

N.B.	1	Question	No	1	ic	compulsory
N.D.	1.	Question	TAO.	1	19	compaisory

- 2. Attempt any three questions from remaining five questions
- 3. Assume suitable data if necessary and justify the assumptions
- 4. Figures to the right indicate full marks

		에게 보이 있다. 이 시간 사이트 보고 있는 100mm 등 이 100mm 등 100mm	
Q1.	A	Explain the Register organization of processor	05
	В	Describe the Full Adder circuit with a neat diagram and truth table	05
	C	Explain the IEEE 754 standards for representation of floating point numbers	05
	D	Draw the detailed Von-Neumann Architecture and explain in brief	05
Q2	A	Draw the flow chart of Non Restoring division algorithm and Perform 6 ÷2	10
	В	Explain the instruction cycle with the help of a neat state diagram	10
Q3	A	Draw the Flowchart for the Booth's Algorithm for signed integer multiplication and perform the multiplication between 6 and 2 using this Algorithm	10
	В	Explain the various methods of designing a hardwired control unit	10
Q4	A	Consider a fully associative mapped cache with block size 4 KB. The size of main	10
	47	memory is 16 GB. Find the number of bits in tag.	
	В	Explain Flynn's classification	10
Q5	Ā	What is the difference between Computer organization and Computer architecture explain it with a example	05
	В	Differentiate between Interleaved and Associative Memory	05
	C	Explain Instruction pipelining and the hazards associated with it.	10
Q6		Write short notes on	20
	A	Logic Gates	
	В	Flip Flops	
	C	Cache Coherence	
200	D	PCI Bus	

81925

Page 1 of 1

Program Code 1700733.