## Paper / Subject Code: 49374 / Digital Logic & Computer Architecture

## 10/06/2025 SE CSE-AIML SEM-III C-SCHEME DLCA QP CODE: 10081925

Total Marks: 80

N.B	, , ,	<ol> <li>Question No. 1 is compulsory</li> <li>Attempt any three questions from remaining five questions</li> <li>Assume suitable data if necessary and justify the assumptions</li> <li>Figures to the right indicate full marks</li> </ol>	
Q1	A	Explain the Register organization of processor	05
	В	Describe the Full Adder circuit with a neat diagram and truth table	05
	C D	Explain the IEEE 754 standards for representation of floating point numbers  Draw the detailed Von-Neumann Architecture and explain in brief	05 05
Q2	A	Draw the flow chart of Non Restoring division algorithm and Perform 6 ÷2	10
	В	Explain the instruction cycle with the help of a neat state diagram	10
Q3	A	Draw the Flowchart for the Booth's Algorithm for signed integer multiplication and perform the multiplication between 6 and 2 using this Algorithm	10
	В	Explain the various methods of designing a hardwired control unit	10
Q4	A	Consider a fully associative mapped cache with block size 4 KB. The size of main	10
		memory is 16 GB. Find the number of bits in tag.	
	В	Explain Flynn's classification	10
Q5	A	What is the difference between Computer organization and Computer architecture explain it with a example	05
	В	Differentiate between Interleaved and Associative Memory	05
	C	Explain Instruction pipelining and the hazards associated with it.	10
Q6		Write short notes on	20
	A	Logic Gates	
	В	Flip Flops	
	C	Cache Coherence	
	D	PCI Bus	
333	A.S.		

Time:(3 hours)