Paper / Subject Code: 50104 / DIGITAL ELECTRONICS SE | MTRX | sem-III, | CBS45 | 5H-2018 11/12/2018 (3 hours) Total Marks: 80 N.B.: (1) Question No. 1 is compulsory. (2) Solve any three questions from remaining five questions. (3) Draw neat diagrams and assume suitable data wherever necessary. Justify your assumptions. 1. (a) Write the disadvantages of a asynchronous counter. Draw truth table and logical diagram of a half subtractor. . (b) Why NAND and NOR gates are called universal gates. (c) Convert a T Flip Flop to D Flip Flop. (d) Simplify the following using NAND gates only (a) $F1 = \Sigma m(1,2,4,7,10,12,13) + d(8,15)$ Simplify the following using NOR gates only (b) $F=\Pi M(0,2,5,7,8,10,12,14)$ 10 Implement the following using 4:1 MUX and logic gates. (c) $P(A,B,C,D) = \sum m(1,2,6,7,10,12,13)$ Identify the circuit shown in figure. Write the state table and state diagram for the same 3. (a) Qo clk 10 Eliminate redundant states and draw reduced state diagram. (b) Output Next state Present state B 0 0 D E D 0 0 B 0 A combinational circuit is defined by the function 4. (a) 10 $F1(A,B,C)=\sum m(4,5,7)$ $F2(A,B,C)=\sum m(3,5,7)$ Implement this circuit with a PLA having 3 inputs,3 product terms and 2 outputs Write VHDL code for a 1 bit Full adder (b) 10 Draw truth table and circuit of JK FF using NAND gate. What is race around (a) 10 condition in JK FF and how is it avoided? Explain the basic characteristics parameters of digital logic families. (b) 10 Write short note on (any two) 6.

20

57621

(a)

(b)

(c)

Fault model

Shift registers

Mealy and Moore machines