

( 3 Hours )

( Total Marks : 80 )


Please check whether you have got the right question paper.

- N.B.:**
- 1) **Question No. 1 is compulsory.**
  - 2) Solve **any three** questions from the remaining **five** questions.
  - 3) **Figures to the right indicate full marks.**
  - 4) Assume suitable **data if necessary** and mention the same in **answer sheet**.

**1. Attempt any Four questions :**


**(20)**

- a) Explain Various types of Resistors.
- b) Give the equation for the current in semiconductor diode. With the help of this equation explain in detail the V-I characteristics of a semiconductor diode.
- c) Explain Zener as a Voltage regulator.
- d) Find Values for  $R_B$  and  $R_C$  :




- e) Compare BJT CE Amplifier and JFET CS Amplifier.
- f) Draw and explain high frequency model of BJT for CE configuration.
2. Design a single stage CE amplifier suitable for low frequencies up to 10Hz to give voltage gain  $A_v$  70 and the output voltage of 4.5 Volts; employing transistor type BC147A. Calculate the expected  $A_v$  and maximum output voltage with negligible distortion that can be obtained from the designed circuit. Also, calculate the input resistance of the amplifier. Specify clearly the supply voltage  $V_{cc}$  for the designed circuit. **(20)**
3. a) A dc voltage of 350 Volts with peak ripple voltage not exceeding 5 Volts is required to supply a  $500 \Omega$  load. Determine following if inductor filter and full wave rectifier is used
  - 1) Inductance required
  - 2) Input voltage required.
 b) Explain and derive the expression for ripple factor for capacitor filter with full wave rectifier. **(10)**

4. a) For the circuit shown below determine  $I_{DQ}$  and verify if the FET will operate in pinch off region : (10)



- b) State and explain Miller theorem.
5. a) Determine  $Z_i$ ,  $Z_o$  and  $A_v$  for the circuit shown below : (10)



- b) Draw small Signal hybrid parameter equivalent circuit for CE amplifier and define the same .What are the advantages of h-parameters?
- 6 Write short note on : (20)
- Hybrid Parameter
  - Regions of operation of FET
  - Stability factor of biasing circuits
  - DC load line concept in BJT. Why Q point should be at the middle of load line and fixed?
-

Transistor type	$N_{C}$	$N_{E}$	$N_{H}$	$N_{T}$	$\eta_{T}$
IC 147A	27 KQ	194 Q	$1.5 \times 10^4$	0.45 C/mm <sup>2</sup>	—
NU 35 (PnP)	14 KQ	251 Q	$1.2 \times 10^4$	—	—
IC 14B	4.5 KQ	304 Q	$2 \times 10^4$	0.40 C/mm <sup>2</sup>	—
NEC 100	500 Q	—	—	—	—
NEC 110	250 Q	—	—	—	—
NEC 200	100 Q	—	—	—	—
NEC 250	—	—	—	—	—

4-Channel JFET

Type	$V_{ce}$ max. Volts	$I_{ce}$ max. Volts	$V_{ce}$ max. Volts	$P_c$ max. @ 25°C	$T_f$ max. °C	$t_{\text{sat}}$ ns	$\delta_{\text{sat}}$ (typical)	$-V_F$ , Vdd mV	$t_i$	Octave	$\theta_p$
NJ3822	50	50	50	300 mW	175°C	2 ns	2000 ns	6	50 KΩ	2 mFW/C	0.55°C/mW
FW 11 (typical)	30	30	30	300 mW	200°C	7 ns	5000 ns	6	50 KΩ	—	0.5°C/mW