SE-SEM III (CRUS) #EXTC 26 may 2015

QP Code:4893

(3 Hours)

Out of remaining questions, attempt any three questions

N.B. (1) Question no 1 is compulsory

Assume suitable data if required

Figures to the right indicate full marks

[Total Marks:80

1.	(a)	Compare combinational logic circuits with sequential circuits	5
	(b)	Compare PLA and PAL	5
	(c)	Explain static RAM Explain Master-Slave JK Flipflop	5
	(d)	Exhiain iviaster-siave in hiphop	
2.	(a)	State and prove laws of Boolean Algebra	10
	(b)	Using Quine McClusky method, minimize the following	10
		$F(A, B, C, D) = \sum m(0,2,5,7,8,10,12,15)$	
3 .	(a)	Implement Full adder using 8:1 multiplexers	10
	(b)	Write VHDL code for 3-bit up counter	10
	1-1		40
	(a) (b)	Design a two bit digital comparator and implement using basic logic gates. Draw a neat circuit of BCD adder using IC 7483	10 10
	(1)	Draw a near circuit or beb adder daing ic 7400	10
5.	(a)	What is universal shift register? Explain any iwo modes of shift register	10
	(b)	i) Covert a D FF to T FF	5
	•	ii) Convert a JK FF to T FF	5
6.	(a)	Design a Synchronous counter using 1 FF for the sequence given below:	10
	•	1-2-3-4-5-6-7-1	
	(b)	Define the following terms for jugic families	10
		i) Propagation Delav	
		ii) Fan out iii) Power Dissipation	
		11)	

JP-Con.: 10636-15.

Noise Margin

Fan in