SE LETRY) SEM: III (CB861S) NUM-DEL 2013

D. C.D. 4/12/13

25-11-2013-DTP-P-7-RA-10

Con. 9591-13.

GX - 12110


(2	TT\
1 4	Hours)
1 .	TIOUIS

Total Marks:80

- N. B.: (1) Question No. 1 is compulsory.
 - (2) Solve any three questions from remaining five questions.
 - (3) Draw neat diagrams wherever necessary.
 - (4) Furnish neat sketches and assume suitable data if required.
- (a) Explain Moore and Mealy type of sequential circuits.
 (b) Draw the circuit diagram of 2-input TTL NAND gate.
 (c) Explain the term noise margin and its value for TTL and CMOS family.
 (d) Explain stuck at '0' and stuck at '1' faults.
- 2. (a) Draw the circuit diagram of J-K F/F using NAND gates. Derive it's characteristic 10 equation and excitation table. What is race around condition in J-K F/F and how it is avoided?
- (b) Design and explain 8 bit binary adder using IC 7483.
- 10

10

- (a) Implement following functions using NAND gate only: (i) $F = \Sigma$ m (1, 2, 3, 4, 7, 11, 13) + d (9, 15)
 - (ii) $F = \pi M (4, 5, 6, 7, 8, 12) + d (1, 2, 3)$
- (b) Analyze the sequential state machine shown in fig. obtain the state diagram for 10 the same.



- 4. (a) Design Moore sequence detector to detect a sequence ----- 101---- using D F/F. 10
 - (b) Discuss XC 4000 FPGA architecture with neat block diagram.

10

[TURN OVER

25-11-2013-DTP-P-7-RA-11

Con. 9591-GX - 12110-13.

2

- 5. (a) Construct ring counter using IC 74194 and draw the output waveform.
 - (b) Identify indistinguishable states in the following state table and obtain minimized state diagram

PS	NS		OIP	
	X = 0	X = 1	X = 0	X = 1
1	2	3	0	0
2	2	4	0	0
3	2	3	0	0
4	5	3	0	0
5	2	6	0	1
6	5	3	0	0

- 6. Write a short notes on any three: -
 - (a) JTAG and BIST
 - (b) VHDL
 - (c) PAL AND PLA
 - (d) XC 9500 CPLD family.

วก