SE/Biomed/Rev/IV/KT.

15/12/14

Logic Cizuils
(20)

QP Code :12558

,			•	
	,,	(3 Hours)	[Total Marks : 8	30
N.E	3. :	 Attempt any four questions from six questions. Figures to the right indicate full marks. Assume suitable data wherever is required. 		
1.	So	lve short notes on (any four :- (a) Hazards in combinational circuits (b) De-Morgans theorem (c) RAM and ROM (d) Debounce switch (e) Weighted codes.		20
2.	(a) (b) (c)	and a few (At Av) with (Bt Bt) multiplier. Impl	ement it using gates. I legic circuits.	10 5 5
3.	(a)	Reduce the following function using Quine Mcciusk $f(A, B, C, D) = \Sigma m(0, 1, 4, 5, 6, 7, 9, 10, 15) +$	y method.	10
	(b)	Implement the following function using: (i) Only one 8:1 Multiplexer (ii) Only one 4:1 Multiplexer and gates f(A, B, C, D) = Σm(1, 2, 3, 7, 10, 11).	u(11, 14)	10
4.	(a)	Design a MOD-10 synchronous counter using JK F table, kmaps and state transition diagram. Do not to zero.	lip Flop. Draw transition let unused states return	10
	(b)	Explain positive and negative edge triggering. Show that – $A\overline{B}C + B + B\overline{D} + AB\overline{D} + \overline{A}C = B + C.$		5
5.	(a)	Convert the following data into Hamming code – (i) 1101 (ii) 1000.		5
	(c)	Explain two input TTL NAND gate along with diagra What is shart position encoding.	m	10, 5
6.	Writ	te short notes on (any four):— (a) Explain bidirectional shift register (b) Design 3 bit Gray (G ₂ G ₁ G ₀) to Binary (B ₂ B ₁ (c) What are standard and non standard SOP and (d) Explain five and six variabe K maps (e) Design 3 bit odd parity generator (f) Design half subtractor using NAND gates.	B ₀) converter. POS forms ?	20