Paper / Subject Code: 42502 / IC Technology

Total Marks: 80

13-May-19 1T01117 - B.E.(ELECTRONICS)(Sem VII) (CBSGS) / 42502 - IC Technology 69092

(3 Hours)

) Question No.1 is compulsory	75
	2)) Solve any three questions from the remaining questions.	32
	3)) Assume suitable data if necessary.	
1.	Answer	Answer any four:	
	(a) Desc	(a) Describe bonded SOI and smart cut SOI method	
	(b) Enli	(b) Enlist the steps for obtaining Si from sand.	
	(c) Wha	(c) What is short channel effect? How to avoid it?	
	(d)Expl	ain any one application of nanowire	5
	(e) Expl	lain difference between positive and negative photo resist	5
2.	(a) Expl	(a) Explain Liquid phase epitaxy method. What are its advantage and disadvantage?	
	(b) Exp	lain RCA cleaning method.	5
	(c) State	e comparison of APCVD, LPCVD and PECVD.	5
3.	sectiona	(a)Enlist step for fabrication of CMOS inverter using N well process. Draw vertical cross sectional view starting from substrate till the gate, source and drain formation in fabrication of CMOS inverter.	
	(b) Drav	w layout of 2 input CMOS NAND gate using lambda based design rule	10
4		cribe with help of neat diagram of Hyness schokley experiment for measurement of mobility of n type semiconductor	10
	(b) Exp	lain Deal and Groove model for oxidation	5
	(c) Exp	lain BiCMOS	5
5		t is LOCOS? Why it is required in CMOS process. Explain technology solution for g problem in LOCOS.	10
	(b) Exp	plain Difference between schottky contact and ohmic contact	5
	(c) Exp	plain Difference between Dry etching and Wet etching	5
6	(a)] (b)]	mort notes MODFET devices Multigate device structure	20
		High k and low k dielectric	
		Need of lambda based design rule	
5	(e)	X ray lithography	
329			
2	20000) & & & & & & & & & & & & & & & & & & &	