1T01117 - B.E.(ELECTRONICS)(Sem VII) (CBSGS) / 42501 - Embedded System Design

7-May-19 56945

(Time:3 Hours) **Total Marks: 80**

Note: 1) Question No.1 is compulsory.

- 2) Attempt any three questions from remaining five questions.
- 3) Assume suitable data if necessary.
- 4) Figures to the right indicate full marks.

a)	EDLC	\$\text{2}\text	5M
b)	SPI		5M
c)	Semaphores		5M
d)	Task states		5M

What is the necessity of task scheduling? Explain Task Switching. Q.2)10M a) Three periodic processes scheduled using EDF, will processes meet the deadlines?

Process	Execution Time = e_i	Period = p_i
P1	1	800000
P2	2	50000
P3	4	1000000

Suggest the various strategies to help faster programming. 10M b)

Q.3)What is priority inheritance problem? Explain it with neat sketch. Suggest 10M a) solutions.

What need is of debug and trace facility? How cortex M3 supports it? 10M b)

Q.4)Design G+ n an elevator system. Give the proper details for this, 10M a)

FSM which describes the functioning of the system

Hardware block diagram and list of components with justification ii.

Design challenges and suggest solutions for ethical practice in iii. development

Explain various design metrics. Explain the various optimization challenges b) 10M for embedded system.

Q.5What are different communications means available for industrial field 10M devices?

Explain briefly register structure of Cortex M3 architecture along with the 10M b) function of various special registers.

Q.6)Give the comparison details between black box and white box testing. 10M a)

Write short note on: i) Various data types ii) FPGA b) 10M

56945