N.B: 1) Question no. 1 is compulsory.
     2) Attempt any three out of the remaining five questions.
     3) Use suitable data, wherever necessary.

Q1. Attempt the following questions.

(A) Differentiate between Mealy and Moore machine. (5)
(B) Draw the Standard symbols for ASM Charts. (5)
(C) Differentiate between signal and Variable. (5)
(D) Explain what Entity in VHDL is. (5)

Q2. (A) Analyze the clocked synchronous machine given below. Write excitation equations, transition table and state/output table. Also draw the state diagram. (10)

(B) Design a mealy sequence detector to detect a sequence 1101 using D flip-flops and logic gates. (10)

Q3. (A) Design a counter which counts the count from 3 to 12 using IC 74163. (10)
     (B) Design MOD-12 Counter using IC 7493 and logic gates. (10)

Q4. (A) Design a circuit with optimum utilization of PLA to implement the following functions.
     \[ F_1 = \Sigma m(0,2,5,8,9,11) \]
     \[ F_2 = \Sigma m(1,3,8,10,13,15) \]
     \[ F_3 = \Sigma m(0,1,5,7,9,12,14) \]
B) Eliminate redundant states and draw reduced state diagram. (10)

<table>
<thead>
<tr>
<th>PS</th>
<th>NS</th>
<th>Out Put</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>X=0</td>
<td>X=1</td>
</tr>
<tr>
<td>A</td>
<td>B</td>
<td>C</td>
</tr>
<tr>
<td>B</td>
<td>D</td>
<td>F</td>
</tr>
<tr>
<td>C</td>
<td>F</td>
<td>E</td>
</tr>
<tr>
<td>D</td>
<td>B</td>
<td>G</td>
</tr>
<tr>
<td>E</td>
<td>F</td>
<td>G</td>
</tr>
<tr>
<td>F</td>
<td>E</td>
<td>D</td>
</tr>
<tr>
<td>G</td>
<td>F</td>
<td>G</td>
</tr>
</tbody>
</table>

Q5. (A) Write a VHDL code for JK flip-flop. (10)
(B) Write a VHDL code for 3:8 decoder with active low output. (10)

Q6. (A) Write a note on CPLD. (10)
(B) Draw the data unit for the following RTL description (10)

Module: Data Mover
Inputs : X[2].
Outputs : Z[2].

1. A ← X.
2. C ← A.
3. B ← C[0], C[1].
4. C ← A V B.
5. Z = C.