

(16)

TE (SEM: V) (REU: 2012) (CBUs)  
ETRX

10/5/16

Basic VLSI Design

Q.P. Code : 591600

(3 Hours)

[ Total Marks :80

- N.B. : (1) Question No.1 is compulsory.  
(2) Attempt any three out of remaining.  
(3) Assume suitable data wherever required.

1. (a) Draw and explain AND gate using pass transistor logic.  
(b) Explain drawback of dynamic CMOS design.  
(c) Draw and explain manchester carry circuit.  
(d) What are various programming techniques used for EEPROM in Explain them in short. 20
2. (a) Draw 6T SRAM cell and explain it's read and write operation. 10  
(b) Define scaling ? Explain various types of scaling in detail. 10
3. (a) Explain latch up condition in CMOS in detail. What are remedies to avoid latchup. 10  
(b) Give and explain the drawback of ripple carry adder. Explain 4 bit CLA adder with it's carry equations, logical network using dynamic CMOS logic. 10
4. (a) Explain how ESD (electrostatic discharge) affect the MOSFET. Give and explain input protection circuits. 10  
(b) Give and explain interconnect scaling with its width, length, thickness and capacitances. 10
5. (a) Explain various technique of clock generation. Discuss 'H' tree clock distribution. 10  
(b) Consider a CMOS inverter circuits with following parameters 10  
$$V_{DD} = 3.3v \quad V_{Ton} = 0.6v \quad V_{Top} = -0.7v, \quad \mu_n C_{ox} = 60 \mu A/v^2, \quad \left(\frac{W}{L}\right)_n = 8$$
$$\mu_p C_{ox} = 20 \mu A/v^2, \quad \left(\frac{W}{L}\right)_p = 12. \quad \text{Calculate the noise margin.}$$
6. Write a short note on 20
  - (1) Sense amplifier
  - (2) Barrel shifter
  - (3) Interconnect parameters

Con.8159-16.