QP Code: NP-18720

[Total Marks: 80] (3 Hours) N.B.: (1) Question No. 1 is compulsory. (2) Solve any three questions from remaining. (3) Figures to the right indicate full marks. (4) Assume suitable data if necessary. 1. (a) Perform following without converting into other bases. (i)  $(57)_8 * (24)_8$  (ii)  $(312.0)_4 + (213.2)_4$ Define following Parameters for CMOS family:— (ii) Fan in. (i) Fan out Design a full adder using half adder and additional gates. Explain concept of bistable multivibrators. Using Quine MC Clusky method determine minimal SOP form for: 10  $F(A, B, C, D) = \Sigma m (1, 2, 3, 6, 7, 10, 12, 14)$ Obtain even Parity hamming code for 1010. Prove that hamming code is an error 10 detecting and correcting code. 3. (a) Explain the operation of 4-bit universal shift register. 10 Design a 2-bit digital comparator that accepts inputs A and B and gives three outputs 10 GE and L. Output G, when A > BOutput E, when A = BOutput L, when A < B. Implement the following using 8:1 Mux. 10  $F(A, B, C, D) = \pi M(1, 3, 5, 9, 11, 12, 13).$ Simplify following function using k-map. 10 (b)  $F(A, B, C, D) = \Sigma m (1, 2, 3, 4, 6, 8, 10, 14, 15)$ 5. (a) Design a sequence generator for following sequence. Identify and check for lock 10 out condition  $0 \rightarrow 3 \rightarrow 5 \rightarrow 6 \rightarrow 0$ . Explain 4-bit Johnson counter. Draw its timing diagram. 10 6. Attempt any two:— Working of Master-Slave J-K flip flop. Details and comparison of FPGA and CPLD. Convert the following:— JK to D SR to JK SR to D JK to SR.