QP Code: 5401

(3 hoi	urs)	Total marks: 80	
N.8	1) Question no 1 is compulsory		
	2) Attempt any three questions from remaining five questions	- X	
	3) Assume sultable data if required		
	4) Draw neat diagram wherever necessary	, OX	
1. Sol	ve any four each question carries 5 marks	, ST -	
	a) Explain role of different registers like IR, PC,SP,AC,MAR and MDR used in Ven Neumann		
	model. b) Differentiate between Computer Organization and Computer Architecture.	[5] [5]	
	c) List different memory organization characteristics	[5]	
	d) What is virtual memory?	[5]	
	e) Show IEEE 754 standards for Binary Floating Point Representation for 32 bit sin 64 bit double format.		
2.	(a) I) Draw the flow chart for Booth's Algorithm for two complement multiplicat	ion. [4]	
	II) Using Booth's algorithm show the multiplication of -3 * -7.	[6]	
	(b) What are differences between RISC and CISC processor?	[10]	
3.	(a)Describe hardwire control unit and specify its advantages.	[10]	
	(b) Explain six stage instruction pipeline with suitable diagram.	[10]	
4.	(a) Calculate the hit and miss using various page replacement policies LRU,OPT,F following sequence (page time size 3) 4,7,3,0,1,7,3,8,5,4,5,3,4,7. State which or above example?	IFO for ne is best for [10]	
	(b) What is TLB? Explain working of TLB	[10]	
5.	(a) compare interrupt driven I/O and DMA	[10]	
	(b) Explain Flynn's classification	[10]	
6.	(a) explain set associative and associative cache mapping techniques	[10]	
	(b) What is bus arbitration? Explain any two techniques of bus arbitration.	[10]	

MD-Con. 9925-15.