Paper / Subject Code: 40503 / Computer Organization and Architecture

S.E. SEM IV / COMP / CHOICE BASE / MAY 2019 / 17.05.2019

(3Hrs)

Max Marks: 80

NB: 1. Question	No.1	Compu	lsory.
-----------------	------	-------	--------

- 2. Solve any THREE from Q.2 to Q.63. Assume suitable data whenever necessary with justification.

Q1.	Ansv	Answer any FOUR questions				
te de la constant de	(A)	Explain Instruction and Instruction Cycle.	(05)			
	(B)	Differentiate between Memory Mapped IO and IO Mapped IO.	(05)			
	(C)	Give different instruction formats.	(05)			
	(D)	Explain Memory Interleaving Techniques.	(05)			
7964	(E)	Explain Superscalar Architecture.	(05)			
Q2.	(A)	Explain Branch Predication Logic and delayed branch.	(10)			
	(B)	A program having 10 instructions (without Branch and Call instructions) is executed on non-pipeline and pipeline processors. All instructions are of same length and having 4 pipeline stages and time required to each stage is 1nsec.	(10)			
Thur.		i) Calculate time required to execute the program on Non-pipeline and				
		Pipeline processor				
		ii) Calculate Speedup.				
Q3.	(A)	Explain different technique for design of control unit of computer.	(10)			
	(B)	What is Microprogram? Write microprogram for following operations.	(10)			
		i) ADD R1, M, Register R1 and Memory location M are added and				
		result store at Register R1. ii) MUL R1, R2 Register R1 and Register R2 are multiplied and result store at Register R1.				
Q4.	(A)	Explain Bus Contention and different method to resolve it.	(10)			
	(B)	Explain different data transfer technique.	(10)			
Q5.	(A)	Explain Booth's Multiplication algorithm and Perform (17) ₁₀ X (5) ₁₀ .	(10)			
	(B)	Consider a cache memory of 16 words. Each block consists of 4 words. Size of the main memory is 256 bytes. Draw associative mapping and calculate TAG, and WORD size.	(10)			
Q6.	(A)_	Explain different type of pipeline hazards.	(10)			
	(B)	Draw and explain floating point addition subtraction algorithm.	(10)			